Abstract
and test pattern reordering [3, 5] , and low-transition test patterns generated by specialized ATPG algorithms [19] and low-transition TPGs [18] . The second category of techniques is mainly based on power-constrained test scheduling algorithms [2, 8, 10, 7, 6, 1, 13, 11, 12] and the recently proposed thermal-safe test scheduling algorithms [14] . Unlike power-constrained test scheduling approaches, the thermal-safe test scheduling method we have presented in [14] guarantees hot-spotfree test schedules by ensuring that a given critical die temperature is not exceeded during test. This is possible by limiting the maximum test concurrency in each test session based on the thermal behaviour of the cores under test rather than on their power consumption.
In this paper we use scan shift frequency scaling as a means of lowering die temperature and investigate its impact on the thermal-safe test scheduling process. In Section 2 we present an algorithm which determines the appropriate scan shift frequency for each test session in order to minimize the overall testing time and improve the ability to generating hot-spot free test schedules under very tight thermal constraints. Scan shift frequency scaling also resolves eventual thermal violations, issue which was not explicitly addressed in approach presented in [14] . An added advantage of this solution is that it does not require any modification of the embedded cores which was indicated as a potential solution in [14] . The minor drawback of the proposed approach is that, during test, the scan shift clock may need to be changed from one test session to another. The experimental validation of the proposed approach is discussed in Section 3.
2: Thermal-safe test scheduling using scan shift frequency scaling
The mean time to failure (MTTF)-a commonly used metric in reliability models-is based on the Arrhenius equation, which shows reliability is decreasing exponentially with the absolute junction temperature: MT T F = Ae Ea kT , where A is an empirical constant, E a is the so-called activation energy and k is Boltzmann's constant [17] . The semiconductor industry is currently using commonly accepted for the maximum operating junction temperature based on the device package type. These have been well accepted as numbers relating to reasonable device lifetimes and thus failure rates. For example, for devices fabricated in a molded package, the maximum allowable junction temperature is 150°C, while for devices assembled in ceramic or cavity DIP packages, the maximum allowable junction temperature is 175°C [9] . Based on these practices, the thermal-safe test scheduling approach proposed in this paper aims to produce solutions ensuring that the maximum allowable junction temperature will not be exceeded during test. Throughout this paper, the term "hot-spot" will be used to refer to cores that exceed the maximum allowable junction temperature during test. Any tests running below this critical temperature are considered to be "thermally safe".
According to the well known electro-thermal duality, there is a linear relationship between the die temperature(T) and the power consumption(P) [17] . Since dynamic power consumption is directly proportional with the clock frequency, it can be concluded that there is a linear dependency between the die temperature and the operating clock frequency. In scan based test, the shift cycles dominate the testing time, and consequently the thermal behaviour of the silicon die during test. In this work we are exploiting the above observations and the fact that the scan shift frequency can be changed without affecting the quality of the test, in order to use scan shift frequency scaling as a method of lowering the die temperature during test. The cost paid for the lower die temperature obtained by scaling down the scan shift frequency is having longer test times, for example halving the shift frequency will double the test length.
The proposed test scheduling algorithm is shown in Figure 1 . The algorithm starts from the set of cores (S) of the target system, the corresponding test compatibility graph (TCG) and the maximum junction temperature that can be tolerated during test (T max ). Each core is annotated with the length of its corresponding test for a given default scan shift frequency (F req init ). The TCG captures the concurrency compatibility relationships between the system cores: each node in the TCG corresponds to a core, and an edge between two nodes means that the two corresponding cores can be tested concurrently without causing any resource conflicts. The algorithm returns a thermal-safe test schedule as a list of test sessions and their corresponding scaling factors for the scan shift frequency. Each test session in the test schedule is a group of cores to be tested concurrently. It is assumed that all cores tested in the same test session share the same scan shift clock, but this can vary from one test session to another.
INPUT: S, the core set for the target system Tmax = maximum tolerable temperature F req init = initial test clock frequency OUTPUT: Thermal-safe schedule as a list of thermal-safe test sessions and their corresponding shift frequencies 
Figure 1. Proposed thermal-safe test scheduling algorithm
The algorithm starts by computing all the cliques of the TCG and the clique with the longest test length if its cores are tested sequentially is selected. Then the corresponding cores are assigned to a test session TS (lines 4-8). Next, the scan shift frequency for TS (F req T S ) is set to the default scan shift frequency (F req init ) and a thermal simulation is carried out on TS in order to determine the maximum die temperature during test MaxTemp(TS) for this particular test session (lines 9-10). In case the maximum die temperature reached during TS exceeds the maximum tolerable temperature T max , the scan shift frequency of the test session is scaled down until MaxTemp(TS) is brought under the thermal constraint T max (lines [11] [12] [13] . The shift frequency scaling is performed using a binary search-like iterative procedure in order to ensure the final MaxTemp(TS) is within a specified temperature interval from T max . In our experiments we have used a value of 0.5°C for this. It is important to keep MaxTemp(TS) close to T max because lowering it further than that will not improve the thermal-safety of the test session but it will unnecessarily extend its length. Some experimental results on how the value of the temperature interval from T max effect the test schedule length and the simulation effort are shown in Section 3. Once the scaled shift frequency (F req T S ) has been computed, the pair (TS,F req T S ) is added to the test schedule (Hsol) and the corresponding cores are removed from the list of the available cores (lines [14] [15] [16] [17] . The algorithm reiterates the steps described above on the list of available cores until all cores have been assigned to the test schedule. Table 1 compares the performance of the proposed algorithm (columns 6-7) with the power constrained test scheduling approach presented in [7] (column 3) and the thermal-safe test scheduling approach with fixed scan shift frequency presented in [14] (columns 4-5). In our experiments, we have used the benchmark designs from [7] . Details such as physical layout dimensions and realistic test power and time values needed to be added to the original design descriptions in order to provide all necessary information for the proposed thermal safe test scheduling algorithm. Thermal simulations were performed using the HotSpot tool [17] .
3: Experimental results
The performance of the test scheduling algorithms is compared in terms of test schedule length (columns 3, 4 and 6), and thermal simulation effort (columns 5 and 7). The second column shows the thermal constraint T max used in each experiment. For each design, three values of T max were used: 130°C, 150°C and the maximum temperature corresponding to the test schedule obtained using the power constrained test scheduler that was presented in [7] . The cases where a test schedule could not be generated for the given thermal constraint because of thermal violations are marked with N/A. As it can be seen, the proposed solution is able to compute a thermal safe test schedule for all designs and thermal constraints considered. For example, for the circuit muresan 20, both power constrained test scheduling from [7] and the thermal-safe test scheduling approach from [14] fail to meet the thermal constraints of 130°C and 150°C because the die temperature of certain cores exceeds these value for the default scan shift frequency even when tested in a purely sequential test schedule. Moreover, even in some cases where the first two approaches can compute a thermalsafe solution, the proposed approach generates a shorter test schedule. For example, for the design muresan 20, the test schedule generated using the proposed approach is only 4.13 seconds long, when compared with the 5.69 seconds test schedule generated using the power constrained approach presented in [7] and the 4.89 seconds test schedule computed using the thermal-safe test scheduling approach presented in [14] . This is because, in some cases, the overall testing time gains due to the increased test concurrency per test session obtained by scaling down the shift frequency exceed the increase in test session length due to scaling. The downside of the proposed solution is the increased thermal simulation effort. For example for system s, for a thermal constraint of 104.48°C, the thermal simulation length required by the proposed approach is over 28 seconds, when compared to less than 18 seconds required by the approach presented in [14] .
The number of test sessions which requre scaling down of the scan shift frequency increases as the thermal constraint T max is lowered. This is shown in Table 2 for the design muresan 20. The thermal constraint T max is shown in column 2. Column 3 shows the cores that were assigned to each test session by the proposed algorithm shown in Figure 1 . The maximum temperatures and the shift frequency scaling factors for each test session are shown in columns 4 and 5 respectively. In the last column of Table 2 shows the overal test times for each test schedule. In order to meet the thermal constraint of 181.79°C the default scan shift frequency had to be scaled down by the factor 0.96 for the first test session TS1 as shown in the table. The other test sessions can be run without
Design name Tmax(°C)
Power-constrained test [7] Fixed frequency test [ Table 2 . Thermal-safe test schedule with scaled shift frequency for muresan 20
For comparison the simulation results obtained by using the thermal-safe test scheduling method we presented in [14] for the same design (column 1) and the same thermal constraints (column 2) as in Table 2 are shown in Table 3 . In columns 3 and 4 the test sessions with the corresponding temperature values generated by the test scheduling method presented in [14] are shown. As shown in Table 2 7 test sessions are generated using this method. The thermal constraint of 181.79°C computed by using the power values for each core can be met. The test time of 4.89 seconds is longer then 4.13 seconds obtained by scaling the shift frequency as in the proposed approach (see Table 2 ) because of a lower concurrency. The tight thermal constraint of 150°C and 130°C can not be met because the die temperature of certain cores, for example of core B18, exceed the thermal constraint even when tested sequentially. Table 3 . Thermal-safe test schedule with fixed shift frequency for muresan 20 Table 4 reports a more detailed set of simulation results for the designs muresan 20 and system l. For each design (column 1) and thermal constraint (column 2), different values for the allowed difference between the thermal contraint T max and the final maximal temperature for each test session MaxTemp(TS) (see Figure 1) were chosen (column 3). The test time and the thermal simulation effort are shown in the columns 4 and 5. Keeping MaxTemp(TS) very close to a given thermal constraint T max will avoid unnecessarily scaling down the shift frequency, and thus increasing the test schedule length. On the other hand, as mentioned in Section 2, the shift frequency scaling is performed by using a binary-search like iterative procedure. Consequently, a longer search increases the thermal simulation effort. For example, for the design muresan 20 and a thermal constraint of T max =150°C, when the maximum difference from T max is set 0.1°C the test schedule length is 4.785 seconds. The simulation effort in this case is 14.46 seconds. Increasing the temperature interval from T max from 0.1°C to 5.0°C leads to a 4% increase of the test schedule length (from 4.785 seconds to 4.806 seconds), while the thermal simulation effort decreases from 14.46 seconds to 11.04 seconds, that is 23.6%.
4: Conclusions
Overheating has been acknowledged as a major problem during the testing of complex systemon-chip (SOC) integrated circuits. In [14] we had outlined the need for thermal-safe testing and explained why existing power-constrained test scheduling approaches cannot guarantee thermal safety during test. In this paper we have investigated the impact of scan shift frequency scaling on the thermal-safe test scheduling process and we have presented a novel thermal-safe test scheduling algorithm which determines the appropriate scan shift frequency for each test session in order to reduce the overall testing time and solve eventual thermal violations. Experimental results show that the proposed approach can lead to shorter test schedules and is capable of handling very tight thermal constraints when compared to the earlier work on thermal-safe test scheduling presented in [14] . We believe the proposed approach provides an effective solution to the problem of hot-spots during test. Table 4 . Correlation between the difference between the given thermal constraint and the maximum temperature for a test session, test time and simulation effort
